verilog | Idle-Logic

Posts Tagged ‘ verilog ’

Configuring the Cyclone II

April 19th, 2010
Posted in Cyclone II . saturn project

Here is a quick tutorial to demonstrate how to create a new Quartus II HDL project, compile it, then download it to your device. Before we start there are a couple of prerequisites you’ll have to take care of first if you wish to follow along. Obviously, you will need to get your hands on [ READ MORE ]

Cyclone II Breakout Board – “Hello World”

March 22nd, 2010
Posted in Altera . Cyclone II . fpga . saturn project

I threw together a quick demo to prove to myself that my FPGA was powered and working. It was important that the demonstration used some form of sequential logic, so that I could be sure the clock was alive and running as well. The ideal quick and easy first project would be to just output [ READ MORE ]

What is this site about?

Here you will find details on the latest projects, musings and other content from the brain of Chris Zeh.

Chris' favorite topics range from Electrical Engineering and Physical Computing, to Programming and Web Development.

RSS FEED

Help keep Chris motivated with some caffeine

Configuring the Cyclone II

Cyclone II Breakout Board – “Hello World”

What is this site about?

Recent Posts

Categories

Archives

Links